VSCSE summer school - short course

Introduction to CUDA

Lecture 4CUDA Memory Model

Joshua A. Anderson

© 2009 David Kirk/NVIDIA and Wen-mei W. Hwu Recorded for the Virtual School of Computational Science and Engineering

G80 Implementation of CUDA Memories

•Each thread can:

- Read/write per-thread **registers**
- Read/write per-thread local memory
- Read/write per-block **shared memory**
- Read/write per-grid **global memory**
- Read/only per-grid **constant memory**

CUDA Variable Type Qualifiers

- •**__device__** is implied when used with **__shared__**, or **__constant__**
- \bullet Automatic variables without any qualifier reside in a register

 $\mathcal{L}_{\mathcal{A}}$ Except arrays that reside in local memory

© 2009 David Kirk/NVIDIA and Wen-mei W. Hwu Recorded for the Virtual School of Computational Science and Engineering

Variable Type Restrictions

- Pointers typically only point to memory allocated or declared in global memory:
	- Allocated in the host and passed to the kernel:

__global__ void KernelFunc(float* ptr)

Obtained as the address of a global variable:

float* ptr = &GlobalVar;

- Or obtained from cudaMalloc()
- Can also point into shared memory
- \bullet Pointers into constant memory are possible on Fermi

A Common Programming Strategy

- • Global memory resides in device memory (DRAM) - much slower access than shared memory
- • So, a profitable way of performing computation on the device is to tile data to take advantage of fast shared memory:
	- Partition data into subsets that fit into shared memory
	- Handle each data subset with one thread block by:
		- • Loading the subset from global memory to shared memory, using multiple threads to exploit memory-level parallelism
		- \bullet Performing the computation on the subset from shared memory; each thread can efficiently multi-pass over any data element
		- •Copying results from shared memory to global memory

A Common Programming Strategy (Cont.)

- • Constant memory also resides in device memory (DRAM) - much slower access than shared memory
	- But… cached!
	- –Highly efficient access for read-only, broadcast, data
- • Carefully divide data according to access patterns
	- – $-$ R/Only \rightarrow constant memory (very fast if in cache)
	- R/W shared within Block \rightarrow shared memory (very fast)
	- –- R/W within each thread \rightarrow registers (very fast)
	- $-$ R/W inputs/results \rightarrow global memory (very slow)

For texture memory usage, see courses.ece.uiuc.edu/ece498/al.

Matrix Multiplication using Shared Memory

© 2009 David Kirk/NVIDIA and Wen-mei W. Hwu Recorded for the Virtual School of Computational Science and Engineering

Revised Matrix Multiplication Kernel using Multiple Blocks

```
__global__ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width) 
{<br>}
// Calculate the row index of the Pd element and M 
int Row = blockIdx.y*TILE_MIDTH + threadIdx.y// Calculate the column idenx of Pd and N 
int Col = blockIdx.x*TILE_WIDTH + threadIdx.x;
```

```
float Pvalue = 0;
// each thread computes one element of the block sub-matrix 
for (int k = 0; k < Width; ++k)
    Pvalue += Md[Row][k] * Nd[k][Col];
```

```
Pd[Row][Col] = Pvalue;
```
}

How about performance on G80?

- • All threads access global memory for their input matrix elements
	- Two memory accesses (8 bytes) per floating point multiply add
	- 4B/s of memory bandwidth/ FLOPS
	- 4*346.5 = 1386 GB/s required to achieve peak FLOP rating
	- 86.4 GB/s limits the code at 21.6 GFLOPS
- **Host** $\bullet\,$ The actual code runs at about 15 $\,$ GFLOPS
- Need to drastically cut down memory accesses to get closer to the peak 346.5 GFLOPS

Idea: Use Shared Memory to reuse global memory data

- • Each input element is read by WIDTH threads.
- • Load each element into Shared Memory and have several threads use the local version reduce the memory bandwidth **M**
	- – $-$ Tiled algorithms $\overline{}$

N

WIDTH WIDTH

Tiled Multiply

Md

10

TILE_WIDTH-1

WIDTH

• Break up the execution of the kernel into phases so that the data accesses in each phase is focused on one subset (tile) of Md and Nd

2

1

0

by $\frac{1}{1}$ ty $\frac{2}{1}$

A Small Example

Every M and N Element is used exactly twice in generating a 2X2 tile of P

Breaking Md and Nd into Tiles

Each phase uses one tile from Md and one from Nd

© 2009 David Kirk/NVIDIA and Wen-mei W. Hwu

Recorded for the Virtual School of Computational Science and Engineering

First-order Size Considerations in G80

- Each thread block should have many threads $-$ TILE_WIDTH of 16 gives 16*16 = 256 threads
- There should be many thread blocks A 1024*1024 Pd gives 64*64 = 4096 Thread Blocks
- Each thread block perform 2*256 = 512 float loads from global memory for $256 * (2*16) =$ 8,192 mul/add operations.

Memory bandwidth no longer a limiting factor

CUDA Code – Kernel Execution **Configuration**

Setup the execution configuration

dim3 dimBlock(TILE_WIDTH, TILE_WIDTH);

dim3 dimGrid(Width / TILE_WIDTH,

 Width / TILE_WIDTH);

Tiled Matrix Multiplication Kernel

__global__ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)

```
{
      shared float Mds[TILE WIDTH][TILE WIDTH];
      _5hared_float Nds[TILE_WIDTH][TILE_WIDTH];
3. int bx = blockIdx.x; int by = blockIdx.y; 
    int tx = \text{threadIdx.x}; int ty = \text{threadIdx.y};Identify the row and column of the Pd element to work on
5. int Row = by * TILE WIDTH + ty;
6. int Col = bx * TILE MIDTH + tx;
7. float Pvalue = 0; Loop over the Md and Nd tiles required to compute the Pd element
8. for (int m = 0; m < Width/TILE_WIDTH; ++m) {
// Coolaborative loading of Md and Nd tiles into shared memory 
9. Mds[tx][ty] = Md[(m*TILE_WIDTH + tx)*Width+Row];10. Nds[tx][ty] = Nd[Col*Width+(m*TIME WIDTH + ty)];
11. syncthreads();
12. for (int k = 0; k < TILE WIDTH; ++k)
13. Pvalue += Mds[\text{tx}][k] * Nds[\text{ky}];
14. synchthreads();
15.} 
16. Pd[Row*Width+Col] = Pvalue; 
}
```
Tiled Multiply

Nd PdPd_{sub} **bx tx 012 TILE_WIDTH-1 01 2TILE_WIDTH TILE_WIDTH TILE_WIDTHE WIDTH WIDTH** m $bx \quad k$

• Each thread computes one element of Pd_{sub}

G80 Shared Memory and Threading

- Each SM in G80 has 16KB shared memory
	- SM size is implementation dependent!
	- For TILE_WIDTH = 16, each thread block uses 2*256*4B = 2KB of shared memory.
	- Can potentially have up to 8 Thread Blocks actively executing
		- This allows up to $8*512 = 4,096$ pending loads. (2 per thread, 256 threads per block)
	- The next TILE_WIDTH 32 would lead to 2*32*32*4B= 8KB shared memory usage per thread block, allowing only up to two thread blocks active at the same time
- Using 16x16 tiling, we reduce the accesses to the global memory by a factor of 16
	- $-$ The 86.4B/s bandwidth can now support $(86.4/4)$ *16 = 347.6 GFLOPS!

Tiling Size Effects

Summary- Typical Structure of a CUDA Program

- ,Global variables declaration
	- host boost
	- (""!%&!&&)&'\$
- ,Function prototypes
	- global void kernelOne(...)
	- float handyFunction(...)
- ,Main ()
	- allocate memory space on the device cudaMalloc(<mark>&d_GlblVarPtr,</mark> bytes)
	- transfer data from host to device cudaMemCpy(<mark>d_GlblVarPtr, h</mark>_Gl…)
	- execution configuration setup
	- kernel call kernelOne<<<execution configuration>>>(args...);
	- transfer results from device to host cudaMemCpy(h_GlblVarPtr,…)
	- optional: compare against golden (host computed) solution
- ,Kernel – void kernelOne(type args,...)
	- variables declaration __shared___
		- automatic variables transparently assigned to registers or local memory
	- syncthreads()…
- ,Other functions
	- float handyFunction(int inVar…);

repeat

needed

as